Functional Tests for Scan Chain Latches

نویسندگان

  • Samy Makar
  • Edward J. McCluskey
چکیده

New digital designs often include scan chains; high quality economical test is the reason. While many techniques exist for testing combinational circuitry, little attention has been paid to testing the sequential elements (latches and flip-flops). This paper presents techniques for testing latches included in either shift registers or scan chains. We show that a test that applies all transitions to a latch-based shift register is an exhaustive functional test of all of the latches in the register. A more complex test is required for a scan chain. We present a procedure for deriving an exhaustive functional test of the latches in a scan chain. The shift register and scan chain tests presented do not depend on the latch implementation; they detect all detectable combinational defects (those that do not introduce additional states into a latch). We assume that only one latch is defective.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits

This paper presents a new technique for power minimization during test application in sequential circuits using multiple scan chains. The technique is based on a new design for test (DFT) architecture and a novel test application strategy which reduces spurious transitions in the circuit under test. To facilitate the reduction of spurious transitions, the proposed DFT architecture is based on c...

متن کامل

ATPG for scan chain latches and flip-flops

A new approach for testing the bistable elements (latches and flip-flops) in scan chain circuits is presented. In this approach, we generate test patterns that apply a checking experiment to each bistable element in the circuit while checking their response. Such tests guarantee the detection of all detectable combinational defects inside the bistable elements. The algorithm is implemented by m...

متن کامل

3 Flip Flops Flip Flops One - hot Non - one - hot Decode Non - one - hot Encoded one - hot One - hot O / P &

1. Introduction Among the different design for testability (DFT) techniques available today, scan path based methods [Williams 83] are probably the most basic and most widely used. In a scan-path based design, the circuit has two operating modes; the normal functional mode and test mode during which the circuit bistables are interconnected into a shift register. Thus, in the test mode, it is po...

متن کامل

Automatic Insertion of Scan Structures to Enhance Testability of Embedded Memories, Cores and Chips

This paper describes a technology independent test synthesis framework to enhance the testability of embedded memories, cores and chips using extended LSSD boundary scan methodology. Extended LSSD boundary scan reuses functional storage elements and therefore introduces minimal test logic overhead and delay. Automatic insertion of this DFT methodology is particularly challenging since it involv...

متن کامل

Optimization of scannable latches for low energy

This paper covers a range of issues in the design of latches and flip-flops for low-power applications. First it revisits, extends, and improves the energy-performance optimization methodology, attempting to make it more formal and comprehensive. The data-switching factor and the glitching activity are taken into consideration, using a formal analytical approach, then a notion of an energy-effi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995